
9/21/2011
38
Additional Methods for Verification
HDL Verification Techniques
Co-simulation with MATLAB
– Test Bench
– Component
Generate vector based test benches for
standalone verification
81
FPGA-in-the-Loop
Integrate MATLAB Algorithm Development
Co-Simulation with MATLAB
Test Bench
-
MATLAB
MATLAB design
Component
HDL Simulator
82
ep
ace a
ro
en
or un-
n
s
e
block in a full HDL test bench with a
working high level component
Test alternate algorithms for system
trade-off without developing HDL
Kommentare zu diesen Handbüchern