
9/21/2011
43
Agenda
9:45
Welcome
10:00
Reduce FPGA Develo
ment Time with Model-Based Desi
n
11:00
Break
11:15
Integrated HDL Verification
12:00
Xilinx Target-optimized FPGA Design Using MATLAB and Simulink
92
14:15
FPGA Design Optimization Techniques
15:45
Q&A, Summary and Wrap-up
Agenda
9:45
Welcome
10:00
Reduce FPGA Develo
ment Time with Model-Based Desi
n
11:00
Break
11:15
Integrated HDL Verification
12:00
Xilinx Target-optimized FPGA Design Using MATLAB and Simulink
93
14:15
FPGA Design Optimization Techniques
15:45
Q&A, Summary and Wrap-up
Kommentare zu diesen Handbüchern